



**MPC102**

## Wide-Bandwidth DUAL 2 x 1 VIDEO MULTIPLEXER

### FEATURES

- **BANDWIDTH: 210MHz (1.4Vp-p)**
- **LOW INTERCHANNEL CROSSTALK:**  
-68dB (30MHz, SO); -58dB (30MHz, DIP)
- **LOW SWITCHING TRANSIENTS:**  
+6mV/-8mV
- **LOW DIFFERENTIAL GAIN/PHASE ERRORS: 0.02%, 0.02°**
- **LOW QUIESCENT CURRENT:**  
One Channel Selected:  $\pm 4.6\text{mA}$   
No Channel Selected:  $\pm 250\mu\text{A}$

### APPLICATIONS

- **VIDEO ROUTING AND MULTIPLEXING (CROSSPOINTS)**
- **RADAR SYSTEMS**
- **DATA ACQUISITION**
- **INFORMATION TERMINALS**
- **SATELLITE OR RADIO LINK IF ROUTING**


### DESCRIPTION

The MPC102 is dual, wide-bandwidth, 2-to-1 channel video signal multiplexer, which can be used in a wide variety of applications.

It was designed for wide-bandwidth systems, including high-definition television and broadcast equipment. Although it is primarily used to route video signals, the harmonic and dynamic attributes of the MPC102 also make it appropriate for other analog signal routing applications such as radar, communications, computer graphics, and data acquisition systems.

The MPC102 consists of four identical monolithic, integrated, open-loop buffer amplifiers. Two buffer outputs are each connected internally at the output. The bipolar complementary buffers form a unidirectional transmission path and offer extremely high output-to-input isolation. The MPC102 multiplexer enables the user to connect one of two input signals to the corresponding output. The output of the multiplexer is in a high-impedance state when no channel is selected. When one channel is selected with a digital "1" at the corresponding SEL input, the component acts as a buffer with high input impedance and low output impedance.

The wide bandwidth of over 210MHz at 1.4Vp-p signal level, high linearity and low distortion, and low input voltage noise of  $4\text{nV}/\sqrt{\text{Hz}}$  make this crosspoint switch suitable for RF and video applications. All performance is specified with  $\pm 5\text{V}$  supply voltage, which reduces power consumption in comparison with  $\pm 15\text{V}$  designs. The multiplexer is available in a space-saving 14-pin SO and DIP packages. Both are designed and specified for operation over the industrial temperature range ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ).



**TRUTH TABLE**

SEL <sub>1</sub>	SEL <sub>2</sub>	SEL <sub>3</sub>	SEL <sub>4</sub>	V <sub>OUT1</sub>	V <sub>OUT2</sub>
0	0	0	0	HI-Z	HI-Z
1	0	0	0	IN <sub>1</sub>	HI-Z
0	1	0	0	IN <sub>2</sub>	HI-Z
0	0	1	0	HI-Z	IN <sub>3</sub>
0	0	0	1	HI-Z	IN <sub>4</sub>

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 5V$ ,  $R_L = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.

PARAMETER	CONDITIONS	MPC102AP, AU			UNITS
		MIN	TYP	MAX	
<b>DC CHARACTERISTICS</b>					
<b>INPUT OFFSET VOLTAGE</b>	$R_{IN} = 0$ , $R_{SOURCE} = 0$				
Initial			14	$\pm 30$	mV
vs Temperature			60		$\mu V/^\circ C$
vs Supply (Tracking)	$V_{CC} = \pm 4.5V$ to $\pm 5.5V$	-40	-74		dB
vs Supply (Non-tracking)	$V_{CC} = +4.5V$ to $+5.5V$		-50		dB
vs Supply (Non-tracking)	$V_{CC} = -4.5V$ to $-5.5V$		-50		dB
Initial Matching	All Four Buffers		$\pm 3$		mV
<b>INPUT BIAS CURRENT</b>					
Initial			4	$\pm 10$	$\mu A$
vs Temperature			20		$nA/^\circ C$
vs Supply (Tracking)	$V_{CC} = \pm 4.5V$ to $\pm 5.5V$		$\pm 710$		nA/V
vs Supply (Non-tracking)	$V_{CC} = +4.5V$ to $+5.5V$		0.26		$\mu A/V$
vs Supply (Non-tracking)	$V_{CC} = -4.5V$ to $-5.5V$		1.7		$\mu A/V$
<b>INPUT IMPEDANCE</b>					
Resistance	Channel On		0.88		M $\Omega$
Capacitance	Channel On		1.0		pF
Capacitance	Channel Off		1.0		pF
<b>INPUT NOISE</b>					
Voltage Noise Density	$f_{OUT} = 20kHz$ to $10MHz$		4.0		$nV/\sqrt{Hz}$
Signal-to-Noise Ratio	$S/N = 0.7/(V_{IN} \cdot \sqrt{5MHz})$		-98		dB
<b>INPUT VOLTAGE RANGE</b>	Gain Error = 10%		$\pm 3.6$		V
<b>TRANSFER CHARACTERISTICS</b>					
Voltage Gain	$R_L = 1k\Omega$ , $V_{IN} = \pm 2V$		0.982		V/V
Voltage Gain	$R_L = 10k\Omega$ , $V_{IN} = \pm 2.8V$	0.98	0.992		V/V
<b>RATED OUTPUT</b>					
Voltage	$V_{IN} = \pm 3V$ , $R_L = 10k\Omega$	$\pm 2.8$	$\pm 2.98$		V
Resistance	One Channel Selected		11		$\Omega$
Resistance	No Channel Selected		900		M $\Omega$
Capacitance	No Channel Selected		1.5		pF
<b>CHANNEL SELECTION INPUTS</b>					
Logic 1 Voltage		+2		$V_{CC}$	V
Logic 0 Voltage				+0.8	V
Logic 1 Current	$V_{SEL} = 5.0V$		100	150	$\mu A$
Logic 0 Current	$V_{SEL} = 0.8V$			5	$\mu A$
<b>SWITCHING CHARACTERISTICS</b>					
SEL to Channel ON Time	$V_{IN} = -0.3V$ to $+0.7V$ , $f = 5MHz$		0.25		$\mu s$
SEL to Channel OFF Time	90% Point of $V_{OUT} = 1Vp-p$		0.25		$\mu s$
Switching Transient, Positive	10% Point of $V_{OUT} = 1Vp-p$		6		mV
Switching Transient, Negative	Measured While Switching Between Two Grounded Channels		-8		mV
<b>POWER SUPPLY</b>					
Rated Voltage			$\pm 5$		V
Derated Performance		$\pm 4.5$		$\pm 5.5$	V
Quiescent Current	One Channel Selected		$\pm 4.6$	$\pm 5$	mA
	No Channel Selected		$\pm 250$	$\pm 350$	$\mu A$
Rejection Ratio			-80		dB
<b>TEMPERATURE RANGE</b>					
Operating		-40		+85	$^\circ C$
Storage		-40		+125	$^\circ C$
Thermal Resistance, $\theta_{JA}$			90		$^\circ C/W$

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# SPECIFICATIONS—AC CHARACTERISTICS (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_L = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.

PARAMETER	CONDITIONS	MPC102AP, AU			UNITS
		MIN	TYP	MAX	
LARGE SIGNAL BANDWIDTH (-3dB)	$V_{OUT} = 5.0V_{p-p}$ , $C_{OUT} = 1pF$		55		MHz
	$V_{OUT} = 2.8V_{p-p}$ , $C_{OUT} = 1pF$		100		MHz
	$V_{OUT} = 1.4V_{p-p}$ , $C_{OUT} = 1pF$		210		MHz
SMALL SIGNAL BANDWIDTH	$V_{OUT} = 0.2V_{p-p}$ , $C_{OUT} = 1pF$		370		MHz
GROUP DELAY TIME			450		ps
DIFFERENTIAL GAIN	$f = 4.43MHz$ , $V_{IN} = 0.3V_{p-p}$ $VDC = 0$ to $0.7V$		0.02		%
DIFFERENTIAL PHASE	$f = 4.43MHz$ , $V_{IN} = 0.3V_{p-p}$ $VDC = 0$ to $0.7V$		0.02		Degrees
GAIN FLATNESS PEAKING	$V_{OUT} = 0.2V_{p-p}$ , DC to 30MHz		0.04		dB
	$V_{OUT} = 0.2V_{p-p}$ , DC to 100MHz		0.05		dB
HARMONIC DISTORTION	$f = 30MHz$ , $V_{OUT} = 1.4V_{p-p}$ , $R_L = 350\Omega$		-64		dBc
			-66		dBc
CROSSTALK	MPC102AP All Hostile	$V_{IN} = 1.4V_{p-p}$			
		$f = 5MHz$ , $f = 30MHz$ ,		-75	dB
	Off Isolation	$f = 5MHz$ , $f = 30MHz$ ,		-58	dB
		$f = 5MHz$ , $f = 30MHz$ ,		-70	dB
	MPC102AU All Hostile	$f = 5MHz$ , $f = 30MHz$ ,		-71	dB
		$f = 5MHz$ , $f = 30MHz$ ,		-78	dB
	Off Isolation	$f = 5MHz$ , $f = 30MHz$ ,		-68	dB
		$f = 5MHz$ , $f = 30MHz$		-75	dB
			-76	dB	
TIME DOMAIN					
RISE/FALL TIME	$V_{OUT} = 1.4V_{p-p}$ , Step 10% to 90% $C_{OUT} = 1pF$ , $R_{OUT} = 22\Omega$		2.5		ns
SLEW RATE	$V_{OUT} = 1.4V_{p-p}$ $C_{OUT} = 1pF$ $C_{OUT} = 22pF$ $C_{OUT} = 47pF$		500		$V/\mu s$
			360		$V/\mu s$
			260		$V/\mu s$
					$V/\mu s$

## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage ( $\pm V_{CC}$ )	$\pm 6V$
Analog Input Voltage ( $IN_1$ through $IN_4$ )	$\pm V_{CC}, \pm 0.7V$
Operating Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature	$-40^{\circ}C$ to $+125^{\circ}C$
Output Current	$\pm 6mA$
Junction Temperature	$+150^{\circ}C$
Lead Temperature (soldering, 10s)	$+300^{\circ}C$
Digital Input Voltages ( $SEL_1$ through $SEL_4$ )	$-0.5V$ to $+V_{CC} + 0.7V$
Logic Voltage Input	$-0.6V$ to $+V_{CC} + 0.6V$

## ORDERING INFORMATION


MODEL	DESCRIPTION	TEMPERATURE RANGE
MPC102AP	14-Pin Plastic DIP	$-40^{\circ}C$ to $+85^{\circ}C$
MPC102AU	14-Pin SOIC	$-40^{\circ}C$ to $+85^{\circ}C$

## PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
MPC102AP	14-Pin DIP	010
MPC102AU	14-Pin SOIC	235

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


## CONNECTION DIAGRAM



## PIN DESCRIPTION

PIN	DESCRIPTION
$IN_1, IN_2$	Analog Inputs Channel 1 and 2
$IN_3, IN_4$	Analog Inputs Channel 3 and 4
GND	Analog Shielding Grounds, Connect to System Ground
$SEL_1, SEL_2$	Channel Selection Inputs
$V_{OUT1}$	Analog Output 1
$V_{OUT2}$	Analog Output 2
$-V_{CC}$	Negative Supply Voltage; typical $-5VDC$
$+V_{CC}$	Positive Supply Voltage; typical $+5VDC$

## DICE INFORMATION



MPC102AD DIE TOPOGRAPHY

PAD	FUNCTION
1	Input 1
2	Ground
3	Input 2
4	+5V Supply
5	Input 3
6	Ground
7	Input 4
8	Select 4
9	Select 3
10	Output 2
11	$-5V$ Supply
12	Output 1
13	Select 2
14	Select 1

Substrate Bias: Negative Supply.

NC: No Connection.







Wire Bonding: Gold wire bonding is recommended.

## MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	51 x 76 $\pm 5$	1.295 x 1.93 $\pm 0.13$
Die Thickness	14 $\pm 1$	0.55 $\pm 0.025$
Min. Pad Size	4 x 4	0.10 x 0.10
Backing: Titanium	0.02, +0.05, -0.0	0.0005, +0.0013, -0.0
Gold	0.30, $\pm 0.05$	0.0076, $\pm 0.0013$







# TYPICAL PERFORMANCE CURVES

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (CONT)


At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.






$C_{OUT} = 47pF$ ,  $t_{RISE} = t_{FALL} = 2ns$   
(Generator),  $V_{IN} = 0.2Vp-p$



$C_{OUT} = 1pF$ ,  $t_{RISE} = t_{FALL} = 5ns$   
(Generator),  $V_{IN} = 5Vp-p$









$C_{OUT} = 47pF$ ,  $t_{RISE} = t_{FALL} = 5ns$   
(Generator),  $V_{IN} = 5Vp-p$



# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ ,  $R_{IN} = 150\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_A = +25^\circ C$ , unless otherwise noted.





## APPLICATIONS INFORMATION

The MPC102 operates from  $\pm 5V$  power supplies ( $\pm 6V$  maximum). Do not attempt to operate with larger power supply voltages or permanent damage may occur. The buffer outputs are not current-limited or protected. If the output is shorted to ground, currents up to 18mA could flow. Momentary shorts to ground (a few seconds) should be avoided, but are unlikely to cause permanent damage.

### INPUT PROTECTION

As shown below, all pins on the MPC102 are internally protected from ESD by a pair of back-to-back reverse-biased diodes to either power supply. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10mA whenever possible.

The internal protection diodes are designed to withstand 2.5kV (using Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in the characteristics of the buffer amplifier input without necessarily destroying the device. In precision buffer amplifiers, such damage may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the MPC102.

Static damage has been well-recognized as a problem for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The MPC102 incorporates on-chip ESD protection diodes as shown in Figure 1. Thus the user does not need to add external protection diodes, which can add capacitance and degrade AC performance.




FIGURE 1. Internal ESD Protection.

## DISCUSSION OF PERFORMANCE

The MPC102 is a dual, 2 x 1, wide-band analog signal multiplexer. It allows the user to connect one of the two inputs ( $IN_1/IN_2$  or  $IN_3/IN_4$ ) to the corresponding output. The switching speed between two input channels is typically less than 300ns.

However, in contrast to signal switches using CMOS or DMOS transistors, the switching transients are very low at +6mV and -8mV. The MPC102 consists of four identical unity-gain buffer amplifiers. Two of the four amplifiers are connected together internally at the output. The open-loop buffer amps, which consist of complementary emitter followers, apply no feedback so their low-frequency gain is slightly less than unity and somewhat dependent on loading. Unlike devices using MOS bilateral switching elements, the bipolar complementary buffers form a unidirectional transmission path, thus providing high output-to-input isolation. Switching stages compatible to TTL-level digital signals are provided for each buffer to select the input channel. When no channel is selected, the outputs of the device are high-impedance. This allows the user to wire several MPC102s together to create multichannel switch matrices.

Chip select logic is not integrated. The selected design increases the flexibility of address decoding in complex distribution fields, eases bus-controlled channel selection, simplifies channel selection monitoring for the user, and lowers transient peaks. All of these characteristics make the multiplexer, in effect, a quad switchable high-speed buffer. The buffers require DC coupling and termination resistors when driven directly from a low-impedance cable. High-current output amplifiers are recommended when driving low-impedance transmission lines or inputs.

An advanced complementary bipolar process, consisting of pn-junction isolated, high-frequency NPN and PNP transistors, provides wide bandwidth while maintaining low crosstalk and harmonic distortion. Bandwidth of over 210MHz at an output voltage of 1.4Vp-p allows the design of multi-channel crosspoint or distribution fields in HDTV-quality with an overall system bandwidth of 36MHz. The buffer amplifiers also offer low differential gain (0.02%) and phase ( $0.02^\circ$ ) errors. These parameters are essential for video applications and demonstrate how well the signal path maintains a constant small-signal gain and phase for the low-level color subcarrier at 4.43MHz (PAL) or 3.58MHz (NSTC) as the luminance signal is ramped through its specified range. The bipolar construction also ensures that the input impedance remains high and constant between ON and OFF states. The ON/OFF input capacitance ratio is near unity and does not vary with power supply voltage variations. The low output capacitance of 1.5pF when no channel is selected is a very important parameter for large distribution fields. Each parallel output capacitance is an additional load and reduces the overall system bandwidth.

Bipolar video crosspoint switches are virtually glitch-free when compared to signal switches using CMOS or DMOS devices. The MPC102 operates with a fast make-before-break switching action to keep the output switching transients small and short. Switching from one channel to another causes the signal to mix at the output for a short time, but it interferes minimally with the input signals. The transient peaks remain less than +6mV and -8mV. The generated output transients are extremely small, so DC

clamping during switching between channels is unnecessary. DC clamping during the switching dead time is required to avoid synchronization by large negative output glitches in subsequent equipment.

The SEL-to-channel-ON time is typically 25ns and is always shorter than the typical SEL-to-channel-OFF time of 250ns. In the worst case, an ON/OFF margin of 150ns ensures safe switching even for timing spreads in the digital control latches. The short interchannel switching time of 300ns allows channel change during the vertical blanking time, even in high-resolution graphic or broadcast systems. As shown in the typical performance curves, the signal envelope during transition from one channel to another rises and falls symmetrically and shows less overshooting and DC settling effects.

Power consumption is a serious problem when designing large crosspoint fields with high component density. Since most of the buffer amplifiers are in the off-state, one important design goal was to attain low off-state quiescent current when no channel is selected. The low supply current of  $\pm 250\mu\text{A}$  when no channel is selected and  $\pm 4.6\text{mA}$  when one channel is selected, as well as the reduced  $\pm 5\text{V}$  supply voltage, conserves power, simplifies the power supply design, and results in cooler, more reliable operation.

## CIRCUIT LAYOUT

The high-frequency performance of the MPC102 can be greatly affected by the physical layout of the circuit. The following tips are offered as suggestions, not as absolutes. Oscillations, ringing, poor bandwidth and settling, higher crosstalk, and peaking are all typical problems which plague high-speed components when they are used incorrectly.

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately  $2.2\mu\text{F}$ ), a parallel  $470\text{pF}$  ceramic chip capacitor may be added if desired. Surface-mount types are recommended due to their low lead inductance.
- PC board traces for signal and power lines should be wide to reduce impedance.
- Make short and low inductance traces. The entire circuit layout should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout. Grounded traces between the input traces are essential to achieve high interchannel crosstalk rejection.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances, such as the buffer's input terminals.
- Sockets are not recommended, because they add significant inductance and parasitic capacitance. If sockets are required, use zero-profile solderless sockets.
- Use low-inductance and surface-mounted components for best ac-performance.

- A resistor ( $100\Omega$  to  $200\Omega$ ) in series with the input of the buffers may help to reduce peaking. Place the resistor as close as possible to the pin.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential.




FIGURE 2. Simplified Circuit Diagram.




FIGURE 3. All Hostile Crosstalk – Grounded Input.




FIGURE 4. Off Isolation Crosstalk 150Ω Input.




FIGURE 5. Off Isolation Crosstalk Test Circuit 2.




FIGURE 7. Test Circuit and Board Layout.




FIGURE 8. Test Circuit Pulse Response.




FIGURE 9. Test Circuit Differential Gain and Phase.




FIGURE 10. Serial Bus-Controlled Distribution Field.